Activate outputs A2.0 and A2.1, respectively with the rising and falling edges of input E0.0.

Note that the last path of the ladder diagram and the last two statements of the AWL program impose, on completing execution of the program, equality of the merker bit M0.0 and the status of the input E0.0. However, in preceding paths or statements, the state of the variables corresponding to the edges is opposite and only becomes equal once the program has been fully loaded. All this is represented by the first two lines of the diagram, with a time lapse of M0.0 compared to E0.0, equivalent to one operating cycle.
The initial part of the program activates the coil A2.0 for one execution cycle when E0.0 is 1 and M0.0 is 0, that is, corresponding to the rising edge of E0.0, as shown in the third line of the diagram. On the other hand, the coil Q2.1 is activated for one run cycle when E0.0 is at 0 and M0.0 is at 1, that is, corresponding to the falling edge of E0.0, as shown in the fourth line of the diagram.

Time diagram for an edge generator

More examples: [ 1 ] [ 2 ] [ 3 ] [ 4 ] [ 5 ] [ 6 ] [ 7 ] [ 8 ] [ 9 ] [ 10 ] [ 11 ] [ 12 ] [ 13 ] [ 14 ] [ 15 ] [ 16 ] [ 17 ] [ 18 ] [ 19 ] [ 20 ] [ 21 ] [ 22 ] [ 23 ] [ 24 ] [ 25 ] [ 26 ] [ 27 ] [ 28 ] [ 29 ] [ List ]
More PLCs examples: Not still available