|
Create A2.2 = E0.0 AND E0.1 Output A2.2 should only be activated if the two switches connected to inputs
E0.0 and E0.1 are closed.
The AWL solution is obtained by first loading the status of E0.0 in the RLC register (U E0.0). In fact the operation is really an AND but as it is the first of a sequence it is interpreted as a bit loading operation and therefore the status of the operand is copied into RLC. The next step is to perform an AND between the RLC and the status of input E0.1 (U E0.1). The result is again stored in RLC. This statement is not the first of a sequence and so the operation is interpreted as a real AND. The last statement ( = A2.2) transfers the content of the RLC, which at this time represents the logical combination E0.0 AND E0.1, to the output A2.2.
More examples:
|